Fixed timing simulation of Stratix IV SERDES_RX

Description

A bug in timing simulation of Stratix IV SERDES_RX was fixed, and, as a result, the timing simulation of SERDES_RX does not capture the data bit correctly. This issue does not affect silicon behavior.

Resolution

No workaround.