Are the timing violations on the bonding interface of my Cyclone® V or Arria® V DDR3 bonded hard memory controller design valid?

Description

When bonding two DDR3 hard memory controllers in Cyclone® V or Arria® V, you may experience timing violations on the bonding interface. These violations are valid.

Resolution

The workaround is to insert pipeline registers for the bonding signals.