Altera_ForumHonored Contributor15 years agowhat is the use of rClk[1..0]? Hi all, What does the rClk[1..0] do in the system? the rClk[1] value is not used in the DE2_D5M demos but the register is added by 1 every clock cycle. The rClk[0] is then inverted from 0 to 1 ...Show More
Recent DiscussionsCannot find download location for Quartus Prime Lite 19.1Unable to checkout 'intelqsimstarter' licenseDE1-SoC to connect a camera via USBArria10 Transceiver OversamplingDonation fpga boards