Forum Discussion
SyafieqS
Super Contributor
2 years agoThere is no template Verilog for serial communication, we used IP that is integrated in Qsys, generated to HDL.
You can use that way.
There is no template Verilog for serial communication, we used IP that is integrated in Qsys, generated to HDL.
You can use that way.