Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Up/down counter Quartus II UP2 board

Hi guys!!! i'm new in altera forum, and in vhdl too. i must to do this project in Quartus II with the support of UP 2 board: design an up/down decimal counter that: 1. show the count in ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

You could include a reset signal input that would load the value from the initial input to the totalbits value.

You can design your process this way: 

PROCESS (clk,reset)
  IF (reset='1') THEN
    -- initialization of signals and outputs
  ELSIF (clk'EVENT AND clk='1') THEN
    -- counting
  END IF;
END PROCESS;

To change from hexadecimal to decimal you can use the arithmetic library and divisions by 10.