solution of Digital Logic Laboratory Exercise 6 for DE2-70

Hi,

I'm new in VHDL and working with Quartus,

I did digital logic laboratory exercises for DE2-70 until 6th,

I really counter to dead end in exercise 6 for DE2-70, where I can find it's solution

and other exercises.