Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

simulate simple traffic light example (VHDL, DE2)

Hi, i wrote a simple VHDL traffic light program using a clock divider to get a 1hz clock which i think is helpfull. clockdivider: library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.S...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

thx again,

i don't know if a testbench is what i'm looking for. i need some kind of waveform , which shows the output signals + time dependency

and i'm trying to get an 1hz clock ... will this be possible with my approach?