Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Problem with Simulation

Hello ev'body, I'm trying to use Quartus II for university, I have no problems with VHDL file compilation and creation of .vwf file, but when I try to make a simulation an error appear: can't c...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

or you can try going to Assignments => Settings => Simulator Settings and changing the Simulation mode from Timing (default) to Functional. then you don't need timing information.