Porting QSYS Project with a modified UART Core to be able to compile on a licensed server

I am using the DE10-LITE FPGA to send a video stream from a camera to an ESP32 over UART for a university project. The maximum selectable baud rate of 115200bps on the AVALON UART IP CORE was severel...