Pixel Buffer DMA Controller (altera_up_avalon_video_pixel_buffer_dma) generates Verilog HDL with syntax error

For example, when "Default Buffer Start Address" and "Default Back Buffer Start Address" is set as 0xFF010000, generated Verilog file contains following lines: parameter DEFAULT_BUFFER_ADDRESS = 3...