parity checker with reset

my program is: module detector (s_out, s_in, reset, clk); input s_in, reset, clk; output s_out; reg s_out; reg state; parameter even=0,odd=1; always@(posedge clk or reset) begin ...