Forum Discussion
AManj1
New Contributor
New Contributorparity checker with reset
my program is: module detector (s_out, s_in, reset, clk); input s_in, reset, clk; output s_out; reg s_out; reg state; parameter even=0,odd=1; always@(posedge clk or reset) begin ...
KhaiChein_Y_Intel
Regular Contributor
Regular ContributorSure.
AManj1New Contributor
New Contributorany idea on how to implement this program?
Write a Verilog module to implement a 32-bit Booth’s multiplier using behavioural style. The module will take two 32-bit multiplier (“mpr”) and multiplicand (“mpd”) as inputs, and produce a 64-bit product (“prod”) as output. An active high input signal “start” is used to start the multiplication, and after completion of the multiplication, a signal “done” will be set to 1.and carry out the tasks at any individual stage including state transition in the failing edge of an input clock “clk”.
The following module template must be used for implementation:
module booth (mpr, mpd, prod, start, done, clk);
input [31:0] mpr, mpd;
input start, clk;
output [63:0] prod;
output done;
