Memory Blocks

Hello Everyone, I created a RAM (Port 1 memory) using MegaWizard. Afterwards, I instantiated that module into a new verilog file. I have been asked to use toggle switches SW(7-0) to input ...