Forum Discussion

chandrasekhar92's avatar
chandrasekhar92
Icon for New Contributor rankNew Contributor
2 years ago
Solved

Intel FPGA SDK for OpenCL: Issue while launching same opencl kernel multiple times

Hi, I am using Intel FPGA SDK for OpenCL to perform matrix multiplication on DE1-SoC board. As per my requirement I have to perform this multiplication multiple times and hence iterating over a loop...
University Program
  • BoonBengT_Altera's avatar
    BoonBengT_Altera
    2 years ago

    Hi @chandrasekhar92,


    Noted that there seems to be a custom BSP involved. Is it correct to say there is no references design you are referring to and sample code are based on self written?


    After going through the situation, using clWaitForEvents to synchronize kernels in separate queues are working from previous experiences. Would recommend to try clFinish() which has similar purposes to see if that works.


    Also for the mention situation, it seem that the desire execution flow are out of order, hence below links would also explain that:

    - https://www.intel.cn/content/www/cn/zh/developer/articles/technical/opencl-out-of-order-queue-on-intel-processor-graphics.html


    Note: link mention are for example with GPU as the hardware, however the execution concept are the same.


    Best Wishes

    BB


BoonBengT_Altera's avatar
BoonBengT_Altera
Icon for Moderator rankModerator
2 years ago

Hi @chandrasekhar92,


Good day, just following up on the previous clarification.

By any chances did you managed to look into it?

Hope to hear from you soon.


Best Wishes

BB



chandrasekhar92's avatar
chandrasekhar92
Icon for New Contributor rankNew Contributor
2 years ago

Hi,

Thank you for your time.

I made modifications to the BSP qsys file to add components for PIOs and detect button presses or sliding switches interrupts. When I went back and tried with original BSP, Kernel enqueuing and completion is successful. But when I use the modified qsys, i am facing the above issue. I am trying to figure out if my base addresses of these registers are overlapping with OpenCL kernel.

Thank you.