Forum Discussion
Altera_Forum
Honored Contributor
16 years agosr <= x"00" & STD_LOGIC_VECTOR What does this sentence mean?
while data : IN STD_LOGIC_VECTOR(15 downto 0); SIGNAL sr : STD_LOGIC_VECTOR(23 downto 0);sr <= x"00" & STD_LOGIC_VECTOR What does this sentence mean?
while data : IN STD_LOGIC_VECTOR(15 downto 0); SIGNAL sr : STD_LOGIC_VECTOR(23 downto 0);