Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Help with altsyncram in Quartus

Hi, there, I'm working on Altera's VHDL Lab Exercises, Lab7 Part1. I can not find any module named altsyncram in LMP. Can anyone suggest to me what to do?
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

If it's the Lab 7 called

"Implementation of UART and Timer Circuits"

then you don't use the altsyncram device for RAM. The only RAM needed is onchip memory allocated in the SOPC builder.