Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

help vhdl bloque 7-seg in vhdl

Hello I have any questions on the 7-seg to the DE2 board it Is conceivable to pgrogramme this billsticker in VHDL !! i dont use NIos 2 !! thx
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

In previous example, the ouput s refers to "gfedcba" segments.

And a certain polarity.