Forum Discussion
Altera_Forum
Honored Contributor
15 years agoHelp required with the FreqSweep example
I am trying to understand the working of simulink models on FPGA. I am following the HIL design example that is illustrated in the DSP builder handbook volume 2 (pg. 5-3) I followed the whole proc...
Altera_Forum
Honored Contributor
15 years agoYes. They both point to 10.0. The same error appears. Please help..