Forum Discussion
Altera_Forum
Honored Contributor
15 years agoI made the project in VHDL files only. Also the state machine diagram given in the compliation summary is correct like i designed, but still it behave incorrect like i mention in the first post.
EDIT I am using Quartus II 8.1 Web Edition.