Forum Discussion
Altera_Forum
Honored Contributor
10 years agoIf you are running RTL Simulation this shouldn't matter. But if you are running a gate level simulation, if you do not have the outputs connected to something in the design, they will get optimized out.
If you are just running RTL Simulation, try running more than one set of data into the FFT core. Pete