Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

cyclone 2 LPM_COUNTER begginer problem

hello im new to the whole fpga programming scenario and im trying to implemnent a niosII processor on a cycloneII FPGA(on a DE2 board). in addition to my niosII processor i require some sort of ad...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

First of all "Don't say sorry"

Now i think you dont need think about the verilog file because i have provided and it will work so dont worry

In left pane of quartus project navigator window,click on "files" tab and right click on your required verilog file ( for eg.it is f_divider.v),you will see "create symbol files for the current file".click on that.

Now you made block symbol from your verilog file.

Hope this will help you little and don't say sorry again.No body is perfect :)