Forum Discussion
Altera_Forum
Honored Contributor
14 years agothanks i think im gonna do it using logic.. pll seems too advanced for me.. im really sorry for the trouble but could you be kind enough to tell me how to generate the block symbol from the verilog file?