Forum Discussion
Altera_Forum
Honored Contributor
14 years agoJust to make sure I understand what you're saying:
I need to wire the r[3..0] from each state machine to an OR3/2 gate that I use and then wire that to the r[0]...r[3] outputs? Is there anyway you can show me a mock-up with one of the outputs?