Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Audio UP 9.0 Problem

Hi, De2 board.. I'm trying to feed the buffers with; writenR= alt_up_audio_write_fifo (audio_dev, buff_pointer, 1800, ALT_UP_AUDIO_RIGHT); writenL= alt_up_audio_write_fifo (...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

This is the clock that must loop-back to the Nios Master clock

In your scheme the sys_clk must drive only the ext_clk_50_to_de_boards_0 and the sys_clock_from_de_board_0 must be connected to clk_0.