Forum Discussion
Altera_Forum
Honored Contributor
11 years agoa DE1-SOC + VIP (TPG+VCO) does synthesize but does not simulate
Hi ! I've been designing a very simple design. This is a test, inspired from Terasic's video demo to see how the clock and reset networks are set. This is a TPG connected to the video out c...
Altera_Forum
Honored Contributor
11 years agoHi Pierre,
I'm glad to hear you got your design working. Thanks for posting feedback on how you solved your issue. Hopefully it'll help the next person :) --- Quote Start --- Many thanks to you and to all the contributors of these very helping threads --- Quote End --- You're welcome. Cheers, Dave