Forum Discussion
Altera_Forum
Honored Contributor
11 years agoa DE1-SOC + VIP (TPG+VCO) does synthesize but does not simulate
Hi ! I've been designing a very simple design. This is a test, inspired from Terasic's video demo to see how the clock and reset networks are set. This is a TPG connected to the video out c...
Altera_Forum
Honored Contributor
11 years agoI did a test with the 13.1 version.
Now it compiles. We can consider this thread as closed now. Many thanks to Dave, Pierre