Forum Discussion
Altera_Forum
Honored Contributor
11 years agoa DE1-SOC + VIP (TPG+VCO) does synthesize but does not simulate
Hi ! I've been designing a very simple design. This is a test, inspired from Terasic's video demo to see how the clock and reset networks are set. This is a TPG connected to the video out c...
Altera_Forum
Honored Contributor
11 years agoI'd recommend filing a Service Request directly with Altera.
While you are waiting, you could also try an older version of Quartus, eg., look at whatever ships with your Terasic hardware (open the .qsf to see what the last version of Quartus used was), and use that version. Cheers, Dave