Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

7 Segment Display

As I've looked at Part V of the Lab Exercise 1,it looks very complicated,so i wanted to make sure my codes for 7 segment display are in order and easy to read.is this so? LIBRARY ieee; USE ie...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Manage to create a simpler version which will fit Part 5 of Lab1 Examples.

LIBRARY ieee;

USE ieee.std_logic_1164.all;

ENTITY chiong3_1 IS

PORT( s :IN STD_LOGIC_VECTOR (1 DOWNTO 0);

Display :OUT STD_LOGIC_VECTOR (0 TO 6);

red :OUT STD_LOGIC_VECTOR (1 DOWNTO 0));

end chiong3_1;

architecture Behavior of chiong3_1 is

begin

red<=S;

Display <="1000010" WHEN s = "00" ELSE

"0110000" WHEN s = "01" ELSE

"1001111" WHEN s = "10" ELSE

"1111111";

END Behavior;