Forum Discussion
Altera_Forum
Honored Contributor
16 years ago --- Quote Start --- Hi, After simulating my verilog file, .sof file is not being generated by default in order for me to program my file to the de1 board. I'm unsure why it's not producing these files. --- Quote End --- Maybe you don´t have a license file.