chanderNew Contributor1 year agoHow to access entire 4GB DDR from Agilex 7 HPS We have a configuration where the Agilex 7 HPS EMIF interface is connected to 4GB DDR on the board. However the Linux/uboot is able to access only 2GB i.e address 0x0 - 0x7FFF_FFFF, while from F2H Ac...Show More
aikeuRegular Contributor1 year agoHi chander,As I know only the device tree will need to be change.Thanks.Regards,Aik Eu
Recent DiscussionsWhy does the system report an error when generating rbf from sof files and fsbl files?Agilex5 HPS running bare-metal code does not access FPGA fabricSolvedRTEMS for AgilexZephyr and FreeRTOS for Agilex7/9Operating system kernel-level FPGA bridge communication