chanderNew Contributor1 year agoHow to access entire 4GB DDR from Agilex 7 HPS We have a configuration where the Agilex 7 HPS EMIF interface is connected to 4GB DDR on the board. However the Linux/uboot is able to access only 2GB i.e address 0x0 - 0x7FFF_FFFF, while from F2H Ac...Show More
aikeuRegular Contributor1 year agoHi chander,As I know only the device tree will need to be change.Thanks.Regards,Aik Eu
Recent DiscussionsNeed Step-by-Step Guide: Configuring Arria 10 HPS for UART0 Access (Tools & Workflow)A topic explaining a problem with Cyclone V SoC - u-booting .rbf file failure - got rejected.SolvedU-Boot "Synchronous Abort" boot failure on Terasic Atum A5 Rev B via Quartus 24.3 .jic generationAgilex7m i have configure 4GB ddr linux is not booting. I got architect time failure error.Preloader/U-Boot Compilation Failure