Forum Discussion

New Contributor

5 years ago

ARM A9 bare matal IRQ priority can't work

I use cyclone V HPS, and there is a problem in configuring interrupt priority. I gave OSC1 TIMER a higher priority, and after the program was executed, I found that it could not preempt the low prior...

EBERLAZARE_I_Intel

Regular Contributor

5 years ago

May I know which Quartus version you are using? Also how did you compile/setup your preloader files?

TBaox

New Contributor

5 years ago

Quartus Prime 17.1

and SOC EDS 17.1

EBERLAZARE_I_Intel
Regular Contributor
5 years ago
Hi,

Please check the ARM document on the Interrupt prioritization:

https://developer.arm.com/documentation/ddi0407/e/interrupt-controller/about-the-interrupt-controller/interrupt-types-and-sources

You can also check out the example design below on GIC controller:

ftp://ftp.intel.com/pub/fpgaup/pub/Intel_Material/16.0/Tutorials/Using_GIC.pdf
- TBaox
  New Contributor
  5 years ago
  Sorry,I can't open the second link.
  - EBERLAZARE_I_Intel
    Regular Contributor
    5 years ago
    Hi,
    
    Unfortunately, the link is no longer available.
    
    May I know, how did you setup/configure the prioritization? Did you have the H2f/f2h bridges enabled?

Forum Discussion

ARM A9 bare matal IRQ priority can't work

Recent Discussions

Unique ID registers in Cyclone V

Audio interface with Agilex 5 A5ED065BB32AI4S

Operating system kernel-level FPGA bridge communication

Routing PL DDR to PS

Validating ECC Functionality on Custom Agilex 5 SOM in Linux Kernel