Xilinx to Altera "DATAPATHONLY" Constraint

I'm converting an Xilinx to Altera and I'm hitting a wall on the following timing constraint. Does Altera have a "DATAPAHTONLY" constraint? NET "clk_125" TNM_NET = FFS "GRP_A"; NET "clk...