Forum Discussion
MPaso
New Contributor
New ContributorWriting to DDR3 with bypassing NIOS2
Hello everybody i have been now struggling for a week. I have a Qsys design, with nios2/f, ddr3 and onchip memory. I have implemented a tightly coupled instruction and data bus. I can compile and...
MPasoNew Contributor
New ContributorThank you very much for the answer
Pipeline bridge has master, slave and clk/rest port. It is not clear to me if clk/rst is used for both master and slave or only for slave.
Which of the two ports in pipeline bridge (master or slave) are clocked by the clk and rst port?
Thank you
