Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Writing Fast State Machines using SystemVerilog

Hello, I came across this article that commented on using State Machines with One-Hot encoding. http://www.verilogpro.com/systemverilog-one-hot-state-machine/ The article state, "Ac...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

As the end of that article states, that paper is from 2003. Synthesis tools are much smarter now. One-hot is still most efficient which is why Quartus defaults to it.