work flow creating IP component from vhdl in Qsys

Hi i experience some confusing behavior when i work with Qsys and Quartus to create/modify vhdl files used in IP components used in qsys. Here is what i do.. 1) edit vhdl file used in Component...