Why QuartusII sysnthesis tool interpreting this verilog code as a latch?

I have question about the verilog code causing Latch and not flip-flop. Your suggestions are welcome. I can add more register stage to this but that can affect the performance. I am not su...