Why is the LEC (Logic Equivalent Check) needed in the FPGA Flow?

In reality though, while FPGA tools do allow simulation netlists at all stages of the design for whatever the customer wants to do, most FPGA engineers do functional simulation and have good timing specs. If the design meets timing, then assuming good design practice (fully synchronous - all IO constrained correctly) the design should work the same as the functional simulation.