Forum Discussion

New Contributor

7 years ago

Why fitter incremental compile and single compile yield different timing result

I realized the timing result is different if I compile a Stratix 10 design using incremental compile versus single compile. By incremental compile, I mean I compile the design stage by stage during ...

single_compile.sta.summary.txt2 KB

incremental_compile.sta.summary.txt2 KB

fft_650mhz_19_1_0_208.tgz9.5 MB

GuaBin_N_Intel

Contributor

6 years ago

Looking at this document https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qpp-compiler.pdf, 1.7.3 Factors Affecting Compilation Results. It gives some factors that can impact the compilation result. Seems that number of processors running the design may give different result.

Forum Discussion

Why fitter incremental compile and single compile yield different timing result

Recent Discussions

recovery timing issue

error in JTAG server (error code 35) and autodetect (unable to scan device chain) Quartus 18.1

Quartus/Signaltap complains about wrong version

License issue

No access to the Self Service Licensing Center (SSLC)