Forum Discussion

New Contributor

7 years ago

Why fitter incremental compile and single compile yield different timing result

I realized the timing result is different if I compile a Stratix 10 design using incremental compile versus single compile. By incremental compile, I mean I compile the design stage by stage during ...

single_compile.sta.summary.txt2 KB

incremental_compile.sta.summary.txt2 KB

fft_650mhz_19_1_0_208.tgz9.5 MB

GuaBin_N_Intel

Contributor

7 years ago

I'm not aware of any compilation difference between these two different flows. It seems that the script is working same for both of the flows. After tried to restore design and do incremental compile twice, it produces the same results. See if I could find out what flow difference is.

oAng0

New Contributor

7 years ago

Hi GNg,

Thanks for looking into this. Do you mean you aren't able to reproduce the timing results differences between single_compile and incremental_compile using the attached design ?

Forum Discussion

Why fitter incremental compile and single compile yield different timing result

Recent Discussions

recovery timing issue

error in JTAG server (error code 35) and autodetect (unable to scan device chain) Quartus 18.1

Quartus/Signaltap complains about wrong version

License issue

No access to the Self Service Licensing Center (SSLC)