Forum Discussion
CalvinJoaz_P_Intel
Contributor
7 years agoHi Junji Sonne,
Strell is correct! You can refer link below - Page 6
During Intel FPGA IP Evaluation Mode, the Compiler only generates a time-limited device programming file (<project name>_time_limited.sof) that expires at the time limit.
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an320.pdf
Thank you.