Chris24New Contributor3 years agoWhy do all four versions of this verilog code have the save timing-simulation waveforms? Why do all four versions of this verilog code have the save timing-simulation waveforms? 01.png14 KB02.png9 KB03.png9 KB04.png10 KBwaveform.png33 KB
Recent DiscussionsIs Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device?Timing analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5