--- Quote Start ---
Avalon-MM clock crossing bridge is not needed, but helps to achieve better timing results.
--- Quote End ---
How does it? I read the description of this bridge. It throws in a FIFO to handle data exchange between two clock domains. Since FIFO is implemented in ram, which has fixed location on the device. It creates additional location constraint to placement. Hence, it can actually limit timing result. Does qsys do anything clever if it detects that two clocks at the two ends of the bridge are the same? It seems that Avalon-MM pipeline bridge is designed to improving timing by trading off some additional latency of transaction.
Honored Contributor
