Altera_ForumHonored Contributor12 years agoWhich clock should I use for JTAG UART Module? Hello! I have Qsys system containing NIOS II/e, SDRAM Controller, JTAG UART , SysID and Some PIO. I am using DE1 Altera board with cyclone II on it Right now I am trying to speed the system...Show More
Altera_ForumHonored Contributor12 years agoAvalon-MM clock crossing bridge is not needed, but helps to achieve better timing results.
Recent DiscussionsQuartus did not startSelf service license server doesn't workTiming analysis - long combinational pathDocker image for Quartus Pro 26.1 missing ?Error (292014): Can't find valid feature line for core SLL_CA_HBC_T001_Hyperbus_Memory_Controller_10