Weird SignalTap behaviour

Defining the 210 MHz clock correctly in it's own clock group should assure that the signal tap logic is working correctly inside, or if not possible with the given clock report a timing violation. Signals from a foreign clock domain can cause metastability near the edges but should read correct level in-between.