omar_ibrahim
New Contributor
New Contributorweird behaviour of fitter in quartus SDRAM project
I've been working on SDRAM controller project using verilog using cyclone v 5cefa5f23i7.
The SDRAM have four bank , 3 cas latency and 166 Mhz clock.
I start design with a goal of having lowest po...
.png){kind=link}