Forum Discussion

New Contributor

5 years ago

Weak Pull Up Setting

When compiling a Cyclone10 LP device, unused pins are set to “As input tri-stated with weak pull-up”. Looking at the compiled report, the display is different only for unused VREFB pins. I...

EngWei_O_Intel

Frequent Contributor

5 years ago

Hi there

You can refer to .pin file on the connection for the unused pins. The .pin file will be generated after completion of the Fitter compilation.

You can also refer to link below:

https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/solutions/rd10192006_240.html?erpm_id=1087861_ts1627911530394

Thanks.

Eng Wei

ken-salt

New Contributor

5 years ago

The pin number "AB4" enclosed in red is an unused VREFB pin. Is Weak Pull Up enabled?

EngWei_O_Intel
Frequent Contributor
5 years ago
Hi

What view is this in Quartus tools?

As far as I understand, you could set the unused pin as shown here:

https://www.intel.com/content/www/us/en/programmable/quartushelp/13.0/mergedProjects/comp/comp/comp_tab_dp_unused_pins.htm

whereas the Weak Pull-Up Resistor shall be set through pin planner or assignment editor:

https://www.intel.com/content/www/us/en/programmable/quartushelp/13.0/mergedProjects/logicops/logicops/def_weak_pull_up.htm

Both are different setting.

Thanks.

Eng Wei

Forum Discussion

Weak Pull Up Setting

Recent Discussions

My signaltap test has some problem

Questa-ModelSim UI scaling problems in Linux

USB Blaster III and Cyclone III

Serial Lite IV - Rx Simulation Issues

USB-Blaster II malfunction