Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Warning: No paths found for timing analysis

I'm writing a spi module,just a receiver. Few lines,but many warnings. The total logic elements is 0%. Can an get a answer about how to result the problem? Code: module spi (input clk, ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

But

always @(cs)

if(sdi) stsig = 0;

else stsig = 1;

is used to identify a start of a data receiving and datas will be delivered many times however initial just run once.

It's too late now,I'll go sleeping.

Thank you for your advise.Enjoy a good afternoon!