Forum Discussion
Altera_Forum
Honored Contributor
16 years agoHow do you connect the PLL generated clocks in your design? If they aren't used by any existing part of the design (= some logic, that has output signals), they are removed during synthesis.