Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

vital glitch in my clock pattern.

hi team, i generated a clock pattern using Libero software.but after post layout simulation .vital glitches are coming.i dont know how to remove it?? this is the code i written and testbench.p...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Its probably because your counter changes on the falling edge, and the state machine changes on the rising edge of the clock. Any reason why you did this? did you provide an SDC file that accounted for this half-clock cycle timing relationship?