Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

VHDL trouble

Hi, I seem to be getting continuous errors with if statements in Quartus but cannot see a problem at all could someone please help here? Code: if (ip(1) xor ip(2) xor ip(3) xor ip(4) x...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Thanks for the reply,

I wrapped the statements in a process statement and it seemed to the trick, I don't particularly understand why but will clarify it in college hopefully.

Thanks again,

Maria